Tuesday, April 01, 2008

Virtex 57 FPGAs break the PetaByte Clocking Barrier

In other words, it's April Fool's Day: Reach NEW Heights with Xilinx Virtex 57

No comments: